NXP Semiconductors /MIMXRT1011 /PWM1 /FFILT0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FFILT0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FILT_PER0FILT_CNT 0 (GSTR_0)GSTR

GSTR=GSTR_0

Description

Fault Filter Register

Fields

FILT_PER

Fault Filter Period

FILT_CNT

Fault Filter Count

GSTR

Fault Glitch Stretch Enable

0 (GSTR_0): Fault input glitch stretching is disabled.

1 (GSTR_1): Input fault signals will be stretched to at least 2 IPBus clock cycles.

Links

() ()